• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A method for forming a gate insulating film for a semiconductor device comprising forming an insulating film of silicon nitride or silicon oxynitride in the active regions of the semiconductor substrate; forming an amorphous TaON insulating film on the insulating film; and crystallizing the amorphous TaON insulating film. Using TaON as the primary gate insulating film provides a high dielectric constant (ε=20˜25), and thus produces a gate insulating film having properties superior to those possible with silicon dioxide gate films and thus more suitable for use in highly integrated semiconductor devices.
    公开号:US20010006843A1
    申请号:US09/750,226
    申请日:2000-12-29
    公开日:2001-07-05
    发明作者:Dong Park
    申请人:Hyundai Electronics Industries Co Ltd；
    IPC主号:H01L21-28185
    专利说明:
    [0001] 1. Field of the Invention [0001]
    [0002] The present invention relates to a method for forming a gate insulating film for a semiconductor device, and in particular to an improved method for forming a gate insulating film for a high integration semiconductor device which has a superior electric property. [0002]
    [0003] 2. Description of the Background Art [0003]
    [0004] In general, in a metal oxide semiconductor field effect transistor (MOSFET), the gate electrodes are isolated from the substrate by a thin, high quality, silicon dioxide film that is referred to as the gate oxide or gate insulating film. By insulating the gate electrodes from the substrate, MOSFET devices provide reduced impedance when compared with equivalent junction effect transistors (JFET). In addition, the silicon dioxide gate insulating film is easily formed by a single and relatively brief thermal oxidation process, making the process generally suitable for even highly integrated semiconductor devices. [0004]
    [0005] However, as the level of integration of semiconductor memory devices has increased, the size of the various components that define a functional unit cell have become even more miniaturized. For a DRAM cell transistor, this has required reductions in both the thickness of the gate insulating film and the gate width. For example, advanced memory devices such as a 256M DRAM generally use a conventional gate insulating film of approximately 50 Åof silicon dioxide that is formed in a wet oxidation process at between 800 and 900° C. to obtain the necessary device properties. The minimum thickness of the silicon dioxide gate insulating film is, however, limited by the need to maintain adequate breakdown resistance and other parametric properties. [0005]
    [0006] Recently, a Ta[0006] 2O5 film having a higher dielectric constant (ε of approximately 25) has been used as the gate insulating film for highly integrated memory devices as an alternative to the conventional SiO2 film. However, because the deposited Ta2O5 film has an relatively unstable stoichiometry, vacancy Ta atoms resulting from variations in the composition ratio between the component Ta and O atoms will be present in the thin film. Further, during the deposition of the Ta2O5 gate insulating film various contaminants such as carbon (C), carbon compounds (CH4, C2H4, etc.) and water vapor (H2O) may be generated and incorporated into the film. This contaminants are the result of byproduct reactions between the organic metal precursor, such as Ta(OC2H5)5 or Ta(N(CH3)2)5, and the reaction gas, typically O2 or N2O, in the deposition chamber.
    [0007] These contaminants, as well as other ions or radicals present in the film, will result in increased leakage currents and degraded dielectric properties if left untreated. In order to overcome such a disadvantage, the deposited Ta[0007] 2O5 film is typically subjected to at least one low temperature thermal treatment (for example, a plasma N2O or UV-O3 treatment) and at least one high temperature thermal treatment. These thermal treatments are, however, rather complicated and can produce in other undesirable results. For example, because the Ta2O5 can act as a strong oxidizer, it can react with the silicon substrate during the high temperature thermal treatment and form a heterogeneous parasitic oxide film at the interface. This parasitic oxide film degrades the electrical properties of the Ta2O5 gate insulating film and increases the thickness of the gate insulating film. SUMMARY OF THE INVENTION
    [0008] Accordingly, a primary object of the present invention is to provide a method for forming a gate insulating film for a semiconductor device that exhibits superior electric properties. [0008]
    [0009] Another object of the present invention is to provide a method for forming a gate insulating film for a semiconductor device that prevents degradation or deterioration of the electric properties of the resulting semiconductor device. [0009]
    [0010] Still another object of the present invention is to provide a method for forming a gate insulating film for a semiconductor device that simplifies the fabrication process. [0010]
    [0011] Still another object of the present invention is to provide a method for forming a gate insulating film for a semiconductor device that can increase the life span of the resulting products. [0011]
    [0012] In order to achieve these objects, the present invention provides a method for forming a gate insulating film for a semiconductor device including the steps of: providing a semiconductor substrate where a field oxide film for defining an active region and a device isolating region has been formed; forming an insulating film containing nitride on the exposed surface of the semiconductor substrate; forming an amorphous TaON insulating film on the insulating film; and crystallizing the amorphous TaON insulating film. [0012]
    [0013] In addition, the present invention provides a method for forming a gate insulating film for a semiconductor device, including the steps of: providing a semiconductor substrate where a field oxide film for defining an active region and a device isolating region has been formed; forming an SiN or SiON film on the exposed surface of the semiconductor substrate; forming an amorphous TaON insulating film on the SiN or SiON film; and crystallizing the amorphous TaON insulating film. [0013]
    [0014] The present invention also provides a method for forming a gate insulating film for a semiconductor device, including the steps of: providing a semiconductor substrate where a field oxide film for defining an active region and a device isolating region has been formed; forming an insulating film containing nitride on the exposed surface of the semiconductor substrate; forming an amorphous TaON insulating film on the insulating film; and crystallizing the amorphous TaON insulating film according to an annealing process. [0014]
    [0015] The above objects, and other features and advantages of the present invention will become more apparent in light of the following detailed description and the accompanying figures. [0015] BRIEF DESCRIPTION OF THE DRAWINGS
    [0016] FIGS. [0016] 1 to 5 are cross-sectional views illustrating sequential steps of a method for forming a gate insulating film for a semiconductor device in accordance with the present invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0017] Referring to FIG. 1, a field oxide film [0017] 12 is formed on a semiconductor substrate 10 to define an active region and a device isolating region according to a conventional device isolation process such as LOCOS or trench processes. As illustrated in FIG. 2, the surface of the substrate 10 in the action region is then cleaned, typically using chemicals such as HF, SC-1 (NH4OH mixture in which NH4OH+H2O2+H2O is mixtured to a rate of 1:4:20) and/or H2SO4 to remove any natural oxide film, particles, or other contaminants.
    [0018] After the surface of the substrate has been cleaned, a silicon nitride (Si[0018] xNy; Si-N bond) or silicon oxynitride (SiON) film 14 is formed on the surface of the substrate. This film 14 prevents the formation of a heterogeneous oxide film having a low dielectric constant at the interface between the substrate 10 and the gate insulating film during subsequent processing such as the deposition of an amorphous TaON film. A suitable SixNy( Si-N bond) film may be formed in a low pressure chemical vapor deposition (LPCVD) chamber operating at 200 to 600° C. by forming a plasma and supplying ammonia (NH3) or forming gas (N2/H2). Alternatively, a SiON film may be formed in the low pressure chemical vapor deposition chamber at 200 to 600° C., by forming a plasma and supplying a mixture of ammonia (NH3) and oxygen (O2) (for example, a ratio of NH3:O2 is 0.5:1 to 10:1, or preferably 3:1 to 5:1) and/or N2O gas through a mass flow controller at 10 to 1000 sccm.
    [0019] A process of forming SiON film is carried out under a power of 50 to 600 W and a pressure of 0.2 to 10 torr. [0019]
    [0020] Preferably, in the formation of a SiON film, NH[0020] 3 is injected into the deposition chamber for an initial period before beginning the injection of the O2 and/or N2O to further suppress formation of a parasitic oxide film on the surface of the substrate 10.
    [0021] Thus, in contrast to the conventional method, the surface of substrate [0021] 10 is nitrided (or oxynitrided) at a low temperature of 200 to 600° C. before depositing the amorphous TaON film. This nitriding (or oxynitriding) process helps maintain the electric properties the subsequent thin films and resulting device.
    [0022] As depicted in FIG. 3, an amorphous TaON film [0022] 16 is then deposited on the SiN or SiON film 14 using a LPCVD process. A gate insulating film is actually the stacked structure of the SiN or SiON film 14 and amorphous TaON film 16.
    [0023] The TaON film [0023] 16 is the product of the reaction between a tantalum-containing organic metal compound, such as Ta(OC2H5)5 or Ta(N(CH3)2)5, with reaction gases NH3 and O2 at a temperature of 300 to 600° C. The absolute and relative flow rates of the, Ta chemical vapor, NH3 and O2 gases into the LPCVD chamber are controlled to produce the desired TaON film. The process of forming TaON 16 is carried out under Ta source of 3 to 100 mg/min, NH3) of 10 to 1000 sccm and O2 of 0.1 to 10000 sccm.
    [0024] The Ta chemical vapor is typically prepared by injecting a predetermined amount of the Ta compound, either directly or in solution, into an evaporator through a mass flow controller (MFC), and evaporating it at a temperature ranging from 150 to 200° C., a power ranging from 10 to 50 W and a pressure of from 0.15 to 2 torr (in a low pressure process) or from 50 to 300 torr (in a high pressure process). [0024]
    [0025] In order to increase the density of the gate insulating film [0025] 16 and reduce the level of impurities, the deposited TaON film is annealed. This annealing process removes the carbon, carbon compounds, water, and oxygen vacancies present in the thin film and induces crystallization of the amorphous TaON film.
    [0026] This annealing process preferably utilizes either a rapid thermal process or an electric furnace to treat the wafer under an atmosphere of N[0026] 2O, O2 or N2 for a period of between 0.5 to 30 minutes and at a temperature ranging from 650 to 950° C. This annealing process converts and/or removes the carbon-based contaminants as volatile carbon compounds (such as CO, CO2, CH4, C2H4) and induces crystallization of the amorphous TaON film. In addition to crystallizing the TaON film, this annealing process corrects other structural defects such as micro cracks and pinholes in the film, thereby improving the overall film homogeneity to provide an improved gate insulating film 16.
    [0027] In the alternative, the surface of the TaON gate insulating film [0027] 16 may be nitrided with a plasma treatment in an atmosphere of NH3 (or N2/H2), or oxynitrided in an atmosphere of N2O (or a mixture of N2 and O2), at a temperature ranging from 200 to 600° C. This nitriding or oxynitriding process may be performed either in-situ after the deposition of the TaON film or in a subsequent ex-situ process. If the TaON film is subjected to either the nitriding or oxynitriding process, the separate high temperature annealing process (650-900° C.) described above may be skipped. The TaON gate insulating film 16 will, however, generally be crystallized during subsequent thermal processing associated with the formation of the gate electrode.
    [0028] As illustrated in FIG. 4, a doped polysilicon film [0028] 18 that will serve as the gate electrode is then formed on the upper portion of the gate insulating film 16. The gate electrode may also include a silicide, such as a W-silicide or a Ti-silicide, that is stacked on the doped polysilicon film 18 to lower the effective gate electrode resistance.
    [0029] Referring to FIG. 5, the doped polysilicon film [0029] 18, with or without an additional silicide layer, the TaON gate insulating film 16 and the SiN or SiON film 14 are then patterned and etched using conventional photolithography and etch processes to form the gate structure. The remaining portions of the doped polysilicon film 18 a, the TaON gate insulating film 16 a and the SiN or SiON film 14 a comprise the completed gate structure.
    [0030] The method for forming the gate insulating film for the semiconductor device in accordance with the present invention provide the following advantages: [0030]
    [0031] Firstly, the dielectric constant (ε=20˜25) of the TaON film used for the gate insulating film is significantly higher than the conventional SiO[0031] 2 gate insulating film. This improvement in dielectric constant allows the physical thickness of the gate insulating film to be increased while simultaneously reducing the electrical thickness when compared with a conventional gate oxide film. Thus a gate insulating film according to the present invention increases the resistance of a highly integrated semiconductor device to degraded gate performance or gate failure, thereby improving the life span of resulting products.
    [0032] In addition, as compared with the conventional Ta[0032] 2O5 gate insulating film, the TaON gate insulating film has a more stable structure, and thus exhibits reduced oxidation reactivity with the silicon substrate and gate electrode. The TaON gate insulating film according to the present invention is, therefore, is resistant to externally-applied electric discharges (ESD), provides a high insulation breakdown voltage, and exhibits very low leakage currents.
    [0033] Moreover, the oxidation resistance of the interface between the silicon substrate [0033] 10 and the gate insulating film can be increased by nitriding or oxynitriding the surface of the silicon substrate 10 before depositing the TaON gate insulating film. As a result, generation of a heterogeneous oxide film is further suppressed, thereby providing improved interface properties.
    [0034] In contrast to conventional nitriding or oxynitriding processes utilizing rapid thermal treatment, the nitriding or oxynitriding processes of the present invention are performed at lower temperatures of between 200 and 600° C., thereby avoiding degradation of other electric properties. Furthermore, the nitriding or oxynitriding processes of the present invention can be performed in-situ in combination with the TaON deposition, thus eliminating the need for special or separate apparatus and providing additional simplification of the fabrication process. [0034]
    [0035] As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the embodiments is not limited to the specific details provided in the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims. All changes and modifications to the specifically described methods that fall within the meets and bounds of the claims, or equivalences of such meets and bounds are, therefore, intended to be embraced by the appended claims. [0035]
    权利要求:
    Claims (24)
    [1" id="US-20010006843-A1-CLM-00001] 1. A method for forming a gate insulating film for a semiconductor device, comprising the steps of:
    providing a semiconductor substrate comprising active regions and isolation regions;
    forming an insulating film containing nitrogen on the exposed surface of the semiconductor substrate;
    forming an amorphous TaON insulating film on the insulating film; and
    crystallizing the amorphous TaON insulating film.
    [2" id="US-20010006843-A1-CLM-00002] 2. The method according to
    claim 1 , wherein the insulating film containing nitrogen comprises a silicon nitride or a silicon oxynitride film.
    [3" id="US-20010006843-A1-CLM-00003] 3. The method according to
    claim 2 , wherein the step of forming the insulating film containing further comprises
    forming a silicon nitride film in a LPCVD chamber, the LPCVD chamber being operated at a temperature between 200 and 600° C., by the reaction of the semiconductor substrate and NH3 or a mixture of N2 and H2 or
    forming a silicon oxynitride film in a LPCVD chamber, the LPCVD chamber being operated at a temperature between 200 and 600° C., by the reaction of the semiconductor substrate and NH3 and O2 or N2O.
    [4" id="US-20010006843-A1-CLM-00004] 4. The method according to
    claim 3 , wherein the step of forming the silicon oxynitride film further comprises the steps of
    introducing NH3 into the LPCVD chamber for a first period of time and
    subsequently introducing a mixture of NH3 and O2 or N2O into the LPCVD chamber for a second period of time.
    [5" id="US-20010006843-A1-CLM-00005] 5. The method according to
    claim 1 , wherein the step of forming an amorphous TaON insulating film further comprises
    supplying a predetermined amount of a Ta compound to an evaporator through a flow controller,
    evaporating the Ta compound at a temperature ranging from 150 to 200° C. to form a Ta chemical vapor, and
    injecting the Ta chemical vapor into a LPCVD chamber.
    [6" id="US-20010006843-A1-CLM-00006] 6. The method according to
    claim 1 , wherein the step of forming an amorphous TaON insulating film further comprises
    supplying predetermined amounts of a Ta chemical vapor, O3 and/or O2 and NH3 to a LPCVD chamber,
    operating the LPCVD chamber at a temperature between 300 and 600° C., at a pressure of less than 100 Torr, and with a power of from 0.15 to 2 torr (in a low pressure process) or 50 to 300 torr (in a high pressure process) applied to induce a surface chemical reaction between the Ta chemical vapor, O3 and NH3.
    [7" id="US-20010006843-A1-CLM-00007] 7. The method according to
    claim 1 , wherein the step of crystallizing the amorphous TaON insulating film further comprises annealing the amorphous TaON insulating film.
    [8" id="US-20010006843-A1-CLM-00008] 8. The method according to
    claim 7 , wherein the step of annealing the amorphous TaON insulating film further comprises
    heating the TaON insulating film to a temperature within a temperature range between 650 and 950° C. and
    maintaining the TaON insulating film within this temperature range for a period of time between 0.5 and 30 minutes.
    [9" id="US-20010006843-A1-CLM-00009] 9. The method according to
    claim 7 , wherein the step of annealing the amorphous TaON insulating film further comprises
    heating the TaON insulating film under an atmosphere of N2O, O2 or N2 to a temperature within a temperature range between 650 to 950° C.
    maintaining the TaON insulating film within this temperature range for a period of time between 1 to 30 minutes.
    [10" id="US-20010006843-A1-CLM-00010] 10. The method according to
    claim 1 , further comprising
    nitriding or oxynitriding the surface of the amorphous TaON insulating film with a plasma treatment under an atmosphere of NH3 or N2 and H2 at a temperature ranging from 200 to 600° C.
    [11" id="US-20010006843-A1-CLM-00011] 11. The method according to
    claim 10 , wherein the step of nitriding or oxynitriding the surface of the amorphous TaON insulating film replaces the step of crystallizing the amorphous TaON insulating film.
    [12" id="US-20010006843-A1-CLM-00012] 12. A method for forming a gate insulating film for a semiconductor device, comprising the steps of:
    providing a semiconductor substrate comprising active regions and device isolation regions, the surface of the semiconductor being exposed in the active regions;
    forming an insulating film on the active regions of the semiconductor substrate;
    forming an amorphous TaON insulating film on the SiN or SiON film; and
    crystallizing the amorphous TaON insulating film.
    [13" id="US-20010006843-A1-CLM-00013] 13. The method according to
    claim 12 , wherein the step of forming an insulating film further comprises forming a silicon nitride film in a LPCVD chamber, the LPCVD chamber being operated at a temperature of between 200 and 600° C., under an atmosphere of NH3 or N2 and H2.
    [14" id="US-20010006843-A1-CLM-00014] 14. The method according to
    claim 12 , wherein the step of forming an insulating film further comprises forming a silicon oxynitride film in a LPCVD chamber, the LPCVD chamber being operated at a temperature between 200 and 600° C., under an atmosphere of NH3 and O2 or N2O.
    [15" id="US-20010006843-A1-CLM-00015] 15. The method according to
    claim 12 , wherein the step of forming an amorphous TaON insulating film further comprises
    obtaining a Ta chemical vapor by supplying a fixed amount of a Ta compound an evaporator through a mass flow controller, and
    evaporating the Ta compound at a temperature ranging from 150 to 200° C.
    [16" id="US-20010006843-A1-CLM-00016] 16. The method according to
    claim 12 , wherein the step of forming an amorphous TaON insulating film further comprises
    supplying predetermined amounts of a Ta chemical vapor, O3 and/or O2 and NH3 to a LPCVD chamber,
    operating the LPCVD chamber at a temperature between 300 and 600° C., at a pressure of less than 100 Torr, and with a power of from 0.15 to 2 torr (in a low pressure process) or 50 to 300 torr (in a high pressure process) applied to induce a surface chemical reaction between the Ta chemical vapor, O3 and NH3.
    [17" id="US-20010006843-A1-CLM-00017] 17. The method according to
    claim 12 , wherein the step of crystallizing the amorphous TaON insulating film further comprises annealing the amorphous TaON insulating film.
    [18" id="US-20010006843-A1-CLM-00018] 18. The method according to
    claim 17 , wherein the step of annealing the amorphous TaON insulating film further comprises
    heating the TaON insulating film to a temperature within a temperature range between 650 and 950° C. and
    maintaining the TaON insulating film within this temperature range for a period of time between 0.5 and 30 minutes.
    [19" id="US-20010006843-A1-CLM-00019] 19. The method according to
    claim 17 , wherein the step of annealing the amorphous TaON insulating film further comprises
    heating the TaON insulating film under an atmosphere of N2O, O2 or N2 to a temperature within a temperature range between 650 to 950° C.
    maintaining the TaON insulating film within this temperature range for a period of time between 1 to 30 minutes.
    [20" id="US-20010006843-A1-CLM-00020] 20. The method according to
    claim 12 , further comprising
    nitriding the surface of the amorphous TaON insulating film with a plasma treatment under an atmosphere of NH3 or N2 and H2 at a temperature ranging from 200 to 600° C.
    [21" id="US-20010006843-A1-CLM-00021] 21. A method for forming a gate insulating film for a semiconductor device, comprising the steps of:
    providing a semiconductor substrate, the semiconductor comprising active regions separated by device isolating regions, the device isolating regions comprising field oxide;
    forming an insulating film containing nitrogen on the active regions of the semiconductor substrate;
    forming an amorphous TaON insulating film on the insulating film; and
    crystallizing the amorphous TaON insulating film.
    [22" id="US-20010006843-A1-CLM-00022] 22. The method according to
    claim 21 , wherein the step of crystallizing the amorphous TaON insulating film further comprises annealing the TaON insulating film with a rapid thermal treatment at a temperature ranging from 650 to 950° C., the duration of the rapid thermal treatment being between 0.5 minute and 30 minutes.
    [23" id="US-20010006843-A1-CLM-00023] 23. The method according to
    claim 21 , wherein the step of crystallizing the amorphous TaON insulating film further comprises annealing the TaON insulating film in an electric furnace for between 1 and 30 minutes under an atmosphere of N2O, O2 or N2 at a temperature ranging from 650 to 950° C.
    [24" id="US-20010006843-A1-CLM-00024] 24. The method according to
    claim 21 , further comprising a step for nitriding the surface of the amorphous TaON insulating film in an atmosphere of NH3 or N2/H2 at a temperature ranging from 200 to 600° C.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6303481B2|2001-10-16|Method for forming a gate insulating film for semiconductor devices
    JP3937892B2|2007-06-27|Thin film forming method and semiconductor device manufacturing method
    US6797599B2|2004-09-28|Gate structure and method
    US7737511B2|2010-06-15|Semiconductor device and method of manufacturing the same
    US7102875B2|2006-09-05|Capacitor with aluminum oxide and lanthanum oxide containing dielectric structure and fabrication method thereof
    US6355519B1|2002-03-12|Method for fabricating capacitor of semiconductor device
    US7476916B2|2009-01-13|Semiconductor device having a mis-type fet, and methods for manufacturing the same and forming a metal oxide film
    KR20050033831A|2005-04-13|Manufacturing method of insulator film and insulator film, and manufacturing method of semiconductor device and semiconductor device
    JP2003008011A|2003-01-10|Semiconductor device and its manufacturing method
    JPH0878691A|1996-03-22|Method and apparatus for processing gate insulating film
    KR100335775B1|2002-05-09|Method of manufacturing a capacitor in a semiconductor device
    US20040011279A1|2004-01-22|Method of manufacturing semiconductor device
    WO2003001605A1|2003-01-03|Semiconductor device and its manufacturing method
    US7371670B2|2008-05-13|Method for forming a |1-x|xN dielectric layer in a semiconductor device
    US20020001932A1|2002-01-03|Method for forming a gate for semiconductor devices
    JP2001036046A|2001-02-09|Capacitor of semiconductor memory device and its manufacture
    JPH08125197A|1996-05-17|Method and system for fabricating semiconductor device
    KR20000042429A|2000-07-15|Method for manufacturing ferroelectric capacitor of semiconductor device
    KR100600292B1|2006-07-13|Method of manufacturing a capacitor in a semiconductor device
    KR20060007676A|2006-01-26|Method for formig gate of semiconductor device
    KR100351253B1|2002-09-09|Method of manufacturing a capacitor in a semiconductor device
    KR100650758B1|2006-11-27|Method for forming gate of semiconductor device
    KR100650756B1|2006-11-27|Method for forming gate of semiconductor device
    KR100721203B1|2007-05-23|Semiconductor device having ternary system oxide gate insulating layer and method of fabricating the same
    KR100745073B1|2007-08-01|Semiconductor device having HfNbO gate insulating layer and method of fabricating the same
    同族专利:
    公开号 | 公开日
    JP2001257208A|2001-09-21|
    KR20010064414A|2001-07-09|
    JP4340830B2|2009-10-07|
    KR100313091B1|2001-11-07|
    TW525262B|2003-03-21|
    US6303481B2|2001-10-16|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20040224531A1|2003-05-09|2004-11-11|Samsung Electronics Co., Ltd.|Method of forming an oxide layer and method of forming an oxinitride layer|
    US20050124121A1|2003-12-09|2005-06-09|Rotondaro Antonio L.|Anneal of high-k dielectric using NH3 and an oxidizer|
    DE102006009822A1|2006-03-01|2007-09-06|Schott Ag|Process and apparatus for the plasma treatment of akali and alkaline earth surfaces|
    US20080136757A1|2006-11-27|2008-06-12|Sharp Kabushiki Kaisha|Semiconductor storage unit, semiconductor device and display device as well as liquid crystal display and image receiving apparatus|
    US20080242012A1|2007-03-28|2008-10-02|Sangwoo Pae|High quality silicon oxynitride transition layer for high-k/metal gate transistors|
    SG160198A1|2001-08-29|2010-04-29|Tokyo Electron Ltd|Forming method and forming system of insulation film|GB2072418B|1980-03-19|1984-03-14|Olympus Optical Co|Ion sensor and method of manufacturing the same|
    JPH05342635A|1992-06-15|1993-12-24|Matsushita Electric Ind Co Ltd|Optical information medium|
    JP2786071B2|1993-02-17|1998-08-13|日本電気株式会社|Method for manufacturing semiconductor device|
    JP3334323B2|1994-03-17|2002-10-15|ソニー株式会社|Method of forming high dielectric film|
    KR100207467B1|1996-02-29|1999-07-15|윤종용|Fabricating method for capacitor in semiconductor device|
    TW345742B|1997-11-27|1998-11-21|United Microelectronics Corp|Method for producing integrated circuit capacitor|
    US20020009861A1|1998-06-12|2002-01-24|Pravin K. Narwankar|Method and apparatus for the formation of dielectric layers|
    WO1999066558A1|1998-06-19|1999-12-23|Hitachi, Ltd.|Semiconductor device and production method thereof|
    KR100286011B1|1998-08-04|2001-04-16|황철주|Method for fabricating capacitor of semiconductor device|
    KR100297628B1|1998-10-09|2001-08-07|황 철 주|Method for manufacturing semiconductor devices|
    JP3326718B2|1999-03-19|2002-09-24|富士通株式会社|Method for manufacturing semiconductor device|
    US6171900B1|1999-04-15|2001-01-09|Taiwan Semiconductor Manufacturing Company|CVD Ta2O5/oxynitride stacked gate insulator with TiN gate electrode for sub-quarter micron MOSFET|
    KR100519514B1|1999-07-02|2005-10-07|주식회사 하이닉스반도체|Method of forming capacitor provied with TaON dielectric layer|
    KR100338110B1|1999-11-09|2002-05-24|박종섭|Method of manufacturing a capacitor in a semiconductor device|US7554829B2|1999-07-30|2009-06-30|Micron Technology, Inc.|Transmission lines for CMOS integrated circuits|
    KR100504435B1|1999-12-23|2005-07-29|주식회사 하이닉스반도체|Method of forming capacitor in semiconducotr device|
    KR20010066386A|1999-12-31|2001-07-11|박종섭|Method of forming gate electrode of Flash memory|
    KR100333375B1|2000-06-30|2002-04-18|박종섭|Method for manufacturing gate in semiconductor device|
    KR100471405B1|2000-06-30|2005-03-08|주식회사 하이닉스반도체|Method forming gate dielectric in semiconductor device|
    KR100333376B1|2000-06-30|2002-04-18|박종섭|Method for manufacturing gate in semiconductor device|
    US6548368B1|2000-08-23|2003-04-15|Applied Materials, Inc.|Method of forming a MIS capacitor|
    JP4184686B2|2001-03-28|2008-11-19|株式会社東芝|Manufacturing method of semiconductor device|
    JP2002313966A|2001-04-16|2002-10-25|Yasuo Tarui|Transistor type ferroelectric non-volatile storage element and its manufacturing method|
    US6498383B2|2001-05-23|2002-12-24|International Business Machines Corporation|Oxynitride shallow trench isolation and method of formation|
    US20020187651A1|2001-06-11|2002-12-12|Reid Kimberly G.|Method for making a semiconductor device|
    US8026161B2|2001-08-30|2011-09-27|Micron Technology, Inc.|Highly reliable amorphous high-K gate oxide ZrO2|
    US6844203B2|2001-08-30|2005-01-18|Micron Technology, Inc.|Gate oxides, and methods of forming|
    US6953730B2|2001-12-20|2005-10-11|Micron Technology, Inc.|Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics|
    US6900122B2|2001-12-20|2005-05-31|Micron Technology, Inc.|Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics|
    US6767795B2|2002-01-17|2004-07-27|Micron Technology, Inc.|Highly reliable amorphous high-k gate dielectric ZrOXNY|
    TW533534B|2002-02-01|2003-05-21|Macronix Int Co Ltd|Manufacturing method of interpoly dielectric layer|
    CN100433271C|2002-02-21|2008-11-12|旺宏电子股份有限公司|Manufacture of dielectric layers between polycrystal silicon|
    US6812100B2|2002-03-13|2004-11-02|Micron Technology, Inc.|Evaporation of Y-Si-O films for medium-k dielectrics|
    US7045430B2|2002-05-02|2006-05-16|Micron Technology Inc.|Atomic layer-deposited LaAlO3 films for gate dielectrics|
    US7160577B2|2002-05-02|2007-01-09|Micron Technology, Inc.|Methods for atomic-layer deposition of aluminum oxides in integrated circuits|
    US7205218B2|2002-06-05|2007-04-17|Micron Technology, Inc.|Method including forming gate dielectrics having multiple lanthanide oxide layers|
    US7135421B2|2002-06-05|2006-11-14|Micron Technology, Inc.|Atomic layer-deposited hafnium aluminum oxide|
    US7067439B2|2002-06-14|2006-06-27|Applied Materials, Inc.|ALD metal oxide deposition process using direct oxidation|
    US6970370B2|2002-06-21|2005-11-29|Micron Technology, Inc.|Ferroelectric write once read only memory for archival storage|
    US6804136B2|2002-06-21|2004-10-12|Micron Technology, Inc.|Write once read only memory employing charge trapping in insulators|
    US7847344B2|2002-07-08|2010-12-07|Micron Technology, Inc.|Memory utilizing oxide-nitride nanolaminates|
    US7221586B2|2002-07-08|2007-05-22|Micron Technology, Inc.|Memory utilizing oxide nanolaminates|
    US7221017B2|2002-07-08|2007-05-22|Micron Technology, Inc.|Memory utilizing oxide-conductor nanolaminates|
    US6921702B2|2002-07-30|2005-07-26|Micron Technology Inc.|Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics|
    US6884739B2|2002-08-15|2005-04-26|Micron Technology Inc.|Lanthanide doped TiOx dielectric films by plasma oxidation|
    US6790791B2|2002-08-15|2004-09-14|Micron Technology, Inc.|Lanthanide doped TiOx dielectric films|
    US20040036129A1|2002-08-22|2004-02-26|Micron Technology, Inc.|Atomic layer deposition of CMOS gates with variable work functions|
    US6967154B2|2002-08-26|2005-11-22|Micron Technology, Inc.|Enhanced atomic layer deposition|
    US7199023B2|2002-08-28|2007-04-03|Micron Technology, Inc.|Atomic layer deposited HfSiON dielectric films wherein each precursor is independendently pulsed|
    US6713358B1|2002-11-05|2004-03-30|Intel Corporation|Method for making a semiconductor device having a high-k gate dielectric|
    US7101813B2|2002-12-04|2006-09-05|Micron Technology Inc.|Atomic layer deposited Zr-Sn-Ti-O films|
    US6958302B2|2002-12-04|2005-10-25|Micron Technology, Inc.|Atomic layer deposited Zr-Sn-Ti-O films using TiI4|
    US20050233477A1|2004-03-05|2005-10-20|Tokyo Electron Limited|Substrate processing apparatus, substrate processing method, and program for implementing the method|
    US8119210B2|2004-05-21|2012-02-21|Applied Materials, Inc.|Formation of a silicon oxynitride layer on a high-k dielectric material|
    US7588988B2|2004-08-31|2009-09-15|Micron Technology, Inc.|Method of forming apparatus having oxide films formed using atomic layer deposition|
    US7498247B2|2005-02-23|2009-03-03|Micron Technology, Inc.|Atomic layer deposition of Hf3N4/HfO2 films as gate dielectrics|
    US7687409B2|2005-03-29|2010-03-30|Micron Technology, Inc.|Atomic layer deposited titanium silicon oxide films|
    US7662729B2|2005-04-28|2010-02-16|Micron Technology, Inc.|Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer|
    US7927948B2|2005-07-20|2011-04-19|Micron Technology, Inc.|Devices with nanocrystals and methods of formation|
    US7709402B2|2006-02-16|2010-05-04|Micron Technology, Inc.|Conductive layers for hafnium silicon oxynitride films|
    US7678710B2|2006-03-09|2010-03-16|Applied Materials, Inc.|Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system|
    US7837838B2|2006-03-09|2010-11-23|Applied Materials, Inc.|Method of fabricating a high dielectric constant transistor gate using a low energy plasma apparatus|
    US7645710B2|2006-03-09|2010-01-12|Applied Materials, Inc.|Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system|
    KR101155364B1|2006-06-19|2012-06-19|닛본 덴끼 가부시끼가이샤|Semiconductor device and method for manufacturing same|
    US7563730B2|2006-08-31|2009-07-21|Micron Technology, Inc.|Hafnium lanthanide oxynitride films|
    US7902018B2|2006-09-26|2011-03-08|Applied Materials, Inc.|Fluorine plasma treatment of high-k gate stack for defect passivation|
    法律状态:
    2001-03-12| AS| Assignment|Owner name: HYUNDAI ELECTRONICS INDUSTRIES, CO., LTD., KOREA, Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARK, DONG SU;REEL/FRAME:011588/0328 Effective date: 20001218 |
    2001-09-27| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2005-03-23| FPAY| Fee payment|Year of fee payment: 4 |
    2009-03-18| FPAY| Fee payment|Year of fee payment: 8 |
    2013-03-15| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    KR1019990064610A|KR100313091B1|1999-12-29|1999-12-29|Method of forming gate dielectric layer with TaON|
    KR99-64610||1999-12-29||
    [返回顶部]